OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim] - Rev 1661

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1619 Fixed types in function declaration jcastillo 6787d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6797d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim
1610 Update ChangeLog nogj 6806d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim
1609 0.2.0-rc2 release nogj 6806d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6807d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim
1607 Don't drop cycles from the scheduler nogj 6807d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim
1606 fix uninitialized reads phoenix 6807d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim
1605 Execute l.ff1 instruction nogj 6814d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6814d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim
1598 Handle ethernet addresses as an address and not as an int nogj 6826d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.