OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim] - Rev 683

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim
640 Merge profiler and mprofiler with sim. ivang 8195d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim
639 MMU cache inhibit bit test added. simons 8198d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim
638 TLBTR CI bit is now working properly. simons 8198d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim
633 Bug fix in command line parser. ivang 8199d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim
632 profiler and mprofiler merged into sim. ivang 8200d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim
631 Real cache access is simulated now. simons 8201d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim
630 some bug fixes in store buffer analysis markom 8201d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim
629 typo fixed markom 8201d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim
627 or32 restored markom 8201d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.