OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 187

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8407d 05h /or1k/tags/rel-0-3-0-rc2
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8424d 16h /or1k/tags/rel-0-3-0-rc2
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8424d 16h /or1k/tags/rel-0-3-0-rc2
164 *** empty log message *** lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
163 Forgot files.f file. lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
162 Benches (under development). lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
161 Development version of RTL. Libraries are missing. lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
160 simulation script lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
159 synthesis scripts lampret 8426d 19h /or1k/tags/rel-0-3-0-rc2
158 Initial RTEMS import chris 8436d 09h /or1k/tags/rel-0-3-0-rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.