OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 204

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
184 modified decode for trace debugging chris 8348d 22h /or1k/tags/rel-0-3-0-rc2
183 changed special case for PICSR chris 8348d 22h /or1k/tags/rel-0-3-0-rc2
182 updated exception handling procedures chris 8348d 22h /or1k/tags/rel-0-3-0-rc2
181 Added trace/stall commands chris 8348d 22h /or1k/tags/rel-0-3-0-rc2
180 Updated debug. lampret 8349d 04h /or1k/tags/rel-0-3-0-rc2
179 Sim run script lampret 8368d 21h /or1k/tags/rel-0-3-0-rc2
178 Some test code lampret 8368d 21h /or1k/tags/rel-0-3-0-rc2
177 Improved wb_sram model lampret 8368d 21h /or1k/tags/rel-0-3-0-rc2
176 IC enable/disable. lampret 8368d 21h /or1k/tags/rel-0-3-0-rc2
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8369d 16h /or1k/tags/rel-0-3-0-rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.