OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 376

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
356 Break point bug fixed simons 8273d 15h /or1k/tags/rel-0-3-0-rc2
355 uart VAPI model improved; changes to MC and eth. markom 8273d 23h /or1k/tags/rel-0-3-0-rc2
354 Fixed width of du_except. lampret 8274d 09h /or1k/tags/rel-0-3-0-rc2
353 Cashes disabled. simons 8274d 20h /or1k/tags/rel-0-3-0-rc2
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8275d 23h /or1k/tags/rel-0-3-0-rc2
351 Fixed some l.trap typos. lampret 8276d 00h /or1k/tags/rel-0-3-0-rc2
350 For GDB changed single stepping and disabled trap exception. lampret 8276d 02h /or1k/tags/rel-0-3-0-rc2
349 Some bugs regarding cache simulation fixed. simons 8277d 14h /or1k/tags/rel-0-3-0-rc2
348 Added instructions on how to build configure. ivang 8278d 22h /or1k/tags/rel-0-3-0-rc2
347 Added CRC32 calculation to Ethernet erez 8279d 19h /or1k/tags/rel-0-3-0-rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.