OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [peripheral/] [16450.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1461 Add an optional `enabled' paramter to every peripheral nogj 7046d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1396 Remove useless use of floats nogj 7046d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1394 Fix VAPI in the uart nogj 7046d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1392 Make uart use the new trace functions nogj 7046d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.
nogj 7046d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1367 Cleanup uart peripheral useing the new callback mechanism nogj 7087d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1366 Pass a caller given pointer to the vapi_read callback nogj 7087d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1359 Pass private data in readfunc/writefunc callbacks nogj 7087d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7087d 18h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7096d 21h /or1k/tags/rel-0-3-0-rc3/or1ksim/peripheral/16450.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.