OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 100

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Data and instruction cache simulation added. lampret 8533d 17h /or1k/tags/rel_10
78 (i/d)tlb_status lampret 8657d 07h /or1k/tags/rel_10
77 Regular update. lampret 8657d 07h /or1k/tags/rel_10
76 regular update lampret 8657d 07h /or1k/tags/rel_10
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8657d 07h /or1k/tags/rel_10
74 Same as DMMU. lampret 8664d 06h /or1k/tags/rel_10
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8664d 06h /or1k/tags/rel_10
72 Added 'how to build GNU tools' lampret 8669d 07h /or1k/tags/rel_10
71 Clean two typos. lampret 8674d 09h /or1k/tags/rel_10
70 Basic setjmp/longjmp are ready. lampret 8674d 09h /or1k/tags/rel_10

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.