OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 First import. lampret 8897d 17h /or1k/tags/rel_10
13 Rebuild of the generated files. jrydberg 8898d 19h /or1k/tags/rel_10
12 Added information to the section about how to configure and compile
the package.
jrydberg 8898d 19h /or1k/tags/rel_10
11 Rebuild from configure.in. jrydberg 8898d 19h /or1k/tags/rel_10
10 Support for both architectures. Specify architecture with the
--target option.
jrydberg 8898d 19h /or1k/tags/rel_10
9 Added support for OpenRISC 100 and DLX. jrydberg 8898d 19h /or1k/tags/rel_10
8 Initial revision. jrydberg 8898d 19h /or1k/tags/rel_10
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8898d 20h /or1k/tags/rel_10
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8899d 14h /or1k/tags/rel_10
5 Data and instruction cache simulation added. lampret 8899d 14h /or1k/tags/rel_10

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.