OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] [or1200] - Rev 610

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
386 Fixed VS RAM instantiation - again. lampret 8264d 14h /or1k/tags/rel_12/or1200
370 Program counter divided to PPC and NPC. simons 8268d 12h /or1k/tags/rel_12/or1200
367 Changed DSR/DRR behavior and exception detection. lampret 8269d 01h /or1k/tags/rel_12/or1200
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8269d 20h /or1k/tags/rel_12/or1200
360 Added OR1200_REGISTERED_INPUTS. lampret 8271d 12h /or1k/tags/rel_12/or1200
359 Added optional sampling of inputs. lampret 8271d 12h /or1k/tags/rel_12/or1200
358 Fixed virtual silicon single-port rams instantiation. lampret 8271d 12h /or1k/tags/rel_12/or1200
357 Fixed dbg_is_o assignment width. lampret 8271d 12h /or1k/tags/rel_12/or1200
356 Break point bug fixed simons 8271d 15h /or1k/tags/rel_12/or1200
354 Fixed width of du_except. lampret 8272d 08h /or1k/tags/rel_12/or1200

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.