OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12] - Rev 213

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8348d 03h /or1k/tags/rel_12
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8348d 12h /or1k/tags/rel_12
191 Added UART jitter var to sim config chris 8349d 09h /or1k/tags/rel_12
190 Added jitter initialization chris 8349d 09h /or1k/tags/rel_12
189 fixed mode handling for tick facility chris 8349d 09h /or1k/tags/rel_12
188 fixed PIC interrupt controller chris 8349d 09h /or1k/tags/rel_12
187 minor change to clear pending exception chris 8349d 09h /or1k/tags/rel_12
186 major change to UART structure chris 8349d 09h /or1k/tags/rel_12
185 major change to UART code chris 8349d 09h /or1k/tags/rel_12
184 modified decode for trace debugging chris 8349d 09h /or1k/tags/rel_12

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.