OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] - Rev 1167

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.		 sfurman 7746d 20h /or1k/tags/rel_15
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7747d 10h /or1k/tags/rel_15
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.		 sfurman 7747d 10h /or1k/tags/rel_15
1141 WB = 1/2 RISC clock test code enabled. lampret 7748d 19h /or1k/tags/rel_15
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7748d 19h /or1k/tags/rel_15
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7748d 19h /or1k/tags/rel_15
1138 Added some information how to run simulations. lampret 7749d 15h /or1k/tags/rel_15
1137 Added RFRAM generic and Altera lpm library. lampret 7749d 15h /or1k/tags/rel_15
1136 Add altera lpm library. lampret 7749d 15h /or1k/tags/rel_15
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7749d 15h /or1k/tags/rel_15

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.