OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15] - Rev 1151

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7771d 23h /or1k/tags/rel_15
1130 RFRAM type always need to be defined. lampret 7771d 23h /or1k/tags/rel_15
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7771d 23h /or1k/tags/rel_15
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7776d 22h /or1k/tags/rel_15
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7779d 23h /or1k/tags/rel_15
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7782d 01h /or1k/tags/rel_15
1125 This test case passes. lampret 7793d 05h /or1k/tags/rel_15
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.		 sfurman 7802d 20h /or1k/tags/rel_15
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7804d 03h /or1k/tags/rel_15
1122 Get rid of C++ style declarations (which can appear in the middle of a block) in C program. Some older compilers complain. sfurman 7809d 04h /or1k/tags/rel_15

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.