OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl] - Rev 401

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8307d 17h /or1k/tags/rel_21/or1200/rtl
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8307d 17h /or1k/tags/rel_21/or1200/rtl
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8309d 02h /or1k/tags/rel_21/or1200/rtl
316 Fixed exceptions. lampret 8311d 00h /or1k/tags/rel_21/or1200/rtl
271 Added missing endif lampret 8315d 13h /or1k/tags/rel_21/or1200/rtl
265 Modified virtual silicon instantiations. lampret 8318d 08h /or1k/tags/rel_21/or1200/rtl
220 Fixed parameters in generic sprams. lampret 8329d 08h /or1k/tags/rel_21/or1200/rtl
219 Fixed sensitivity list. lampret 8330d 09h /or1k/tags/rel_21/or1200/rtl
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8330d 09h /or1k/tags/rel_21/or1200/rtl
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8332d 04h /or1k/tags/rel_21/or1200/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.