OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21] - Rev 1015

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
993 Fixed IMMU bug. lampret 7999d 05h /or1k/tags/rel_21
992 A bug when cache enabled and bus error comes fixed. simons 7999d 14h /or1k/tags/rel_21
991 Different memory controller. simons 7999d 14h /or1k/tags/rel_21
990 Test is now complete. simons 7999d 14h /or1k/tags/rel_21
989 c++ is making problems so, for now, it is excluded. simons 8000d 22h /or1k/tags/rel_21
988 ORP architecture supported. simons 8001d 13h /or1k/tags/rel_21
987 ORP architecture supported. simons 8001d 21h /or1k/tags/rel_21
986 outputs out of function are not registered anymore markom 8001d 21h /or1k/tags/rel_21
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8002d 09h /or1k/tags/rel_21
984 Disable SB until it is tested lampret 8002d 09h /or1k/tags/rel_21

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.