OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] [or1200/] - Rev 737

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8256d 17h /or1k/tags/rel_24/or1200
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8286d 20h /or1k/tags/rel_24/or1200
401 *** empty log message *** simons 8290d 06h /or1k/tags/rel_24/or1200
400 force_dslot_fetch does not work - allways zero. simons 8290d 06h /or1k/tags/rel_24/or1200
399 Trap insn couses break after exits ex_insn. simons 8290d 06h /or1k/tags/rel_24/or1200
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8293d 02h /or1k/tags/rel_24/or1200
390 Changed instantiation name of VS RAMs. lampret 8293d 04h /or1k/tags/rel_24/or1200
387 Now FPGA and ASIC target are separate. lampret 8293d 06h /or1k/tags/rel_24/or1200
386 Fixed VS RAM instantiation - again. lampret 8293d 06h /or1k/tags/rel_24/or1200
370 Program counter divided to PPC and NPC. simons 8297d 04h /or1k/tags/rel_24/or1200

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.