OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog] - Rev 387

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
265 Modified virtual silicon instantiations. lampret 8290d 00h /or1k/tags/rel_25/or1200/rtl/verilog
220 Fixed parameters in generic sprams. lampret 8300d 23h /or1k/tags/rel_25/or1200/rtl/verilog
219 Fixed sensitivity list. lampret 8302d 01h /or1k/tags/rel_25/or1200/rtl/verilog
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8302d 01h /or1k/tags/rel_25/or1200/rtl/verilog
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8303d 20h /or1k/tags/rel_25/or1200/rtl/verilog
216 No longer needed. lampret 8309d 06h /or1k/tags/rel_25/or1200/rtl/verilog
215 MP3 version. lampret 8309d 06h /or1k/tags/rel_25/or1200/rtl/verilog
210 Updated debug. More cleanup. Added MAC. lampret 8322d 15h /or1k/tags/rel_25/or1200/rtl/verilog
209 Update debug. lampret 8324d 20h /or1k/tags/rel_25/or1200/rtl/verilog
205 Adding debug capabilities. Half done. lampret 8330d 14h /or1k/tags/rel_25/or1200/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.