OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog] - Rev 993

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
776 Updated defines. lampret 8172d 01h /or1k/tags/rel_25/or1200/rtl/verilog
775 Optimized cache controller FSM. lampret 8172d 01h /or1k/tags/rel_25/or1200/rtl/verilog
774 Removed old files. lampret 8172d 02h /or1k/tags/rel_25/or1200/rtl/verilog
737 Added alternative for critical path in DU. lampret 8186d 20h /or1k/tags/rel_25/or1200/rtl/verilog
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8189d 19h /or1k/tags/rel_25/or1200/rtl/verilog
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8189d 19h /or1k/tags/rel_25/or1200/rtl/verilog
668 Lapsus fixed. simons 8214d 05h /or1k/tags/rel_25/or1200/rtl/verilog
663 No longer using async rst as sync reset for the counter. lampret 8216d 19h /or1k/tags/rel_25/or1200/rtl/verilog
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8217d 16h /or1k/tags/rel_25/or1200/rtl/verilog
636 Fixed combinational loops. lampret 8227d 00h /or1k/tags/rel_25/or1200/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.