OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_5/] [or1200/] - Rev 869

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8199d 21h /or1k/tags/rel_5/or1200
596 SR[TEE] should be zero after reset. lampret 8200d 01h /or1k/tags/rel_5/or1200
595 Fixed 'the NPC single-step fix'. lampret 8200d 21h /or1k/tags/rel_5/or1200
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8201d 03h /or1k/tags/rel_5/or1200
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8204d 05h /or1k/tags/rel_5/or1200
571 Changed alignment exception EPCR. Not tested yet. lampret 8204d 14h /or1k/tags/rel_5/or1200
570 Fixed order of syscall and range exceptions. lampret 8204d 16h /or1k/tags/rel_5/or1200
569 Default ASIC configuration does not sample WB inputs. lampret 8205d 01h /or1k/tags/rel_5/or1200
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8205d 05h /or1k/tags/rel_5/or1200
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8211d 10h /or1k/tags/rel_5/or1200

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.