OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 518

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
491 pc command fixed markom 8226d 08h /or1k/tags/stable_0_1_0/or1ksim
490 clkcycle parsing problem fixed markom 8226d 09h /or1k/tags/stable_0_1_0/or1ksim
486 Updated documentation in default sim.cfg erez 8226d 14h /or1k/tags/stable_0_1_0/or1ksim
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8226d 16h /or1k/tags/stable_0_1_0/or1ksim
484 Changed to support execution from various addresses. simons 8227d 04h /or1k/tags/stable_0_1_0/or1ksim
483 Implemented some GPIO tests erez 8227d 05h /or1k/tags/stable_0_1_0/or1ksim
482 profiling uses l.jr instead of obsolete l.jalr markom 8227d 08h /or1k/tags/stable_0_1_0/or1ksim
481 -f bug fixed markom 8227d 08h /or1k/tags/stable_0_1_0/or1ksim
480 RTL_SIM define added for shorter simulation runtime. simons 8227d 08h /or1k/tags/stable_0_1_0/or1ksim
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8227d 09h /or1k/tags/stable_0_1_0/or1ksim

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.