OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [peripheral/] [16450.c] - Rev 1780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
530 THRI interrupt fixed. simons 8209d 16h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
529 Bug in receiver fixed. simons 8209d 18h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
492 uart THRE interrupt immedialty after write to IER markom 8226d 02h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
490 clkcycle parsing problem fixed markom 8226d 21h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8236d 01h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8236d 21h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
411 acv uart testsuite now works (without modem test) markom 8240d 02h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8241d 02h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
385 check testbench now modified to work with new report output markom 8249d 22h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8256d 04h /or1k/tags/stable_0_1_0/or1ksim/peripheral/16450.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.