OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [sim-config.h] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
723 Added configuration for socket interface and IRQ level. ivang 8131d 13h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8133d 19h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
675 register output added to sw executed log markom 8150d 16h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
672 advanced exe_log functionality added markom 8150d 19h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
664 very simple PS/2 keyboard model with associated test added markom 8153d 17h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
648 fb now works in system memory markom 8159d 20h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
647 some changes to fb to make it compatible with HW markom 8160d 14h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
645 simple frame buffer peripheral with test added markom 8160d 20h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
632 profiler and mprofiler merged into sim. ivang 8166d 07h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h
631 Real cache access is simulated now. simons 8167d 06h /or1k/tags/stable_0_1_0/or1ksim/sim-config.h

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.