OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 559

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
539 Missing parts added. simons 8222d 14h /or1k/tags/stable_0_1_0
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8222d 15h /or1k/tags/stable_0_1_0
537 memory cycles are calculated according to parameters from .cfg file markom 8222d 16h /or1k/tags/stable_0_1_0
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8222d 23h /or1k/tags/stable_0_1_0
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8223d 10h /or1k/tags/stable_0_1_0
534 Changed to work with new simulator. simons 8223d 12h /or1k/tags/stable_0_1_0
533 profiler updated; lot of comments; bug with missaligned return call resolving fixed markom 8223d 15h /or1k/tags/stable_0_1_0
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8223d 16h /or1k/tags/stable_0_1_0
531 UART 16550 used. simons 8224d 04h /or1k/tags/stable_0_1_0
530 THRI interrupt fixed. simons 8224d 04h /or1k/tags/stable_0_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.