OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 631

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8237d 05h /or1k/tags/stable_0_1_0
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8237d 06h /or1k/tags/stable_0_1_0
608 Range exception removed from test. simons 8238d 01h /or1k/tags/stable_0_1_0
607 single step steps just one instruction ^c bug fixed markom 8238d 01h /or1k/tags/stable_0_1_0
606 raw register range bug fixed; acv_uart test passes markom 8239d 01h /or1k/tags/stable_0_1_0
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8239d 01h /or1k/tags/stable_0_1_0
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8239d 02h /or1k/tags/stable_0_1_0
603 fixed bfd markom 8239d 04h /or1k/tags/stable_0_1_0
602 Renamed targets. Switched off debug. lampret 8240d 02h /or1k/tags/stable_0_1_0
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8240d 14h /or1k/tags/stable_0_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.