OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 634

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8207d 04h /or1k/tags/stable_0_1_0
612 Tick timer period extended to meet real timing. simons 8207d 06h /or1k/tags/stable_0_1_0
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 07h /or1k/tags/stable_0_1_0
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8208d 07h /or1k/tags/stable_0_1_0
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8208d 07h /or1k/tags/stable_0_1_0
608 Range exception removed from test. simons 8209d 03h /or1k/tags/stable_0_1_0
607 single step steps just one instruction ^c bug fixed markom 8209d 03h /or1k/tags/stable_0_1_0
606 raw register range bug fixed; acv_uart test passes markom 8210d 03h /or1k/tags/stable_0_1_0
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8210d 03h /or1k/tags/stable_0_1_0
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8210d 04h /or1k/tags/stable_0_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.