OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [peripheral] - Rev 1018

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
799 Wrapping around 512k boundary to simulate real hw. simons 8142d 16h /or1k/tags/stable_0_2_0/or1ksim/peripheral
766 Color bits position changed. simons 8145d 23h /or1k/tags/stable_0_2_0/or1ksim/peripheral
744 Some changes and fixes. simons 8154d 19h /or1k/tags/stable_0_2_0/or1ksim/peripheral
742 Added status info dump. ivang 8157d 03h /or1k/tags/stable_0_2_0/or1ksim/peripheral
725 Added some more configuration parameters. ivang 8165d 23h /or1k/tags/stable_0_2_0/or1ksim/peripheral
723 Added configuration for socket interface and IRQ level. ivang 8165d 23h /or1k/tags/stable_0_2_0/or1ksim/peripheral
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8168d 05h /or1k/tags/stable_0_2_0/or1ksim/peripheral
705 Updated changed registers. ivang 8173d 01h /or1k/tags/stable_0_2_0/or1ksim/peripheral
702 Initial coding of ethernet simulator model finished. ivang 8173d 06h /or1k/tags/stable_0_2_0/or1ksim/peripheral
696 Development version of ethernet.c ivang 8180d 01h /or1k/tags/stable_0_2_0/or1ksim/peripheral

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.