OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim] - Rev 241

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8300d 08h /or1k/tags/stable_0_2_0/or1ksim
214 Removed redundant "long long" checks erez 8320d 08h /or1k/tags/stable_0_2_0/or1ksim
213 Added test5 for DMA erez 8320d 09h /or1k/tags/stable_0_2_0/or1ksim
212 Added DMA erez 8320d 09h /or1k/tags/stable_0_2_0/or1ksim
211 Added check for "long long" erez 8320d 09h /or1k/tags/stable_0_2_0/or1ksim
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8327d 11h /or1k/tags/stable_0_2_0/or1ksim
204 Added function prototypes to stop gcc from complaining erez 8334d 06h /or1k/tags/stable_0_2_0/or1ksim
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf
erez 8341d 03h /or1k/tags/stable_0_2_0/or1ksim
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8341d 03h /or1k/tags/stable_0_2_0/or1ksim
198 Moved from testbench.old simons 8346d 22h /or1k/tags/stable_0_2_0/or1ksim

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.