OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1016

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7998d 09h /or1k/tags/stable_0_2_0
993 Fixed IMMU bug. lampret 7998d 09h /or1k/tags/stable_0_2_0
992 A bug when cache enabled and bus error comes fixed. simons 7998d 19h /or1k/tags/stable_0_2_0
991 Different memory controller. simons 7998d 19h /or1k/tags/stable_0_2_0
990 Test is now complete. simons 7998d 19h /or1k/tags/stable_0_2_0
989 c++ is making problems so, for now, it is excluded. simons 8000d 03h /or1k/tags/stable_0_2_0
988 ORP architecture supported. simons 8000d 18h /or1k/tags/stable_0_2_0
987 ORP architecture supported. simons 8001d 01h /or1k/tags/stable_0_2_0
986 outputs out of function are not registered anymore markom 8001d 02h /or1k/tags/stable_0_2_0
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 14h /or1k/tags/stable_0_2_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.