OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1132

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7873d 20h /or1k/tags/stable_0_2_0
1111 Small fix for path of tth binary. lampret 7883d 02h /or1k/tags/stable_0_2_0
1110 Re-generated. lampret 7883d 03h /or1k/tags/stable_0_2_0
1109 Temp files should rather not be in the cvs repository. lampret 7883d 03h /or1k/tags/stable_0_2_0
1108 Errors fixed. lampret 7883d 03h /or1k/tags/stable_0_2_0
1107 Updatded and improved formatting. lampret 7883d 03h /or1k/tags/stable_0_2_0
1106 Cache invalidate bug fixed again (it was ok before). simons 7917d 07h /or1k/tags/stable_0_2_0
1105 Added WB b3 signals lampret 7918d 14h /or1k/tags/stable_0_2_0
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7918d 14h /or1k/tags/stable_0_2_0
1103 sync problem in cuc not yet fixed markom 7923d 08h /or1k/tags/stable_0_2_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.