OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1136

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1116 There was a bug in the simulator's UART implementation that caused the
UART's LSR register to become corrupted. This was due to an
assumption that 'char' is an unsigned type, but that is not true on
all platforms.

When the char type is signed and a character is read in the range
0x80-0xff, the high bit is sign-extended into the upper bits of an
entry in the receive FIFO. When the character reaches the head of the
FIFO, the upper bits of the FIFO entry are OR'ed into the LSR, causing
the LSR to be set to 0xFF.

A simple cast fixes the problem.
sfurman 7836d 20h /or1k/tags/stable_0_2_0
1115 Fix stack-walking code in or1k_frame_chain() and or1k_skip_prologue()
to expect the function prologue that or32 gcc currently emits, rather
than a previous incarnation of the or1k ABI.
sfurman 7852d 19h /or1k/tags/stable_0_2_0
1114 Added cvs log keywords lampret 7867d 15h /or1k/tags/stable_0_2_0
1113 Typos by Maria Bolado lampret 7867d 15h /or1k/tags/stable_0_2_0
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7873d 15h /or1k/tags/stable_0_2_0
1111 Small fix for path of tth binary. lampret 7882d 21h /or1k/tags/stable_0_2_0
1110 Re-generated. lampret 7882d 22h /or1k/tags/stable_0_2_0
1109 Temp files should rather not be in the cvs repository. lampret 7882d 22h /or1k/tags/stable_0_2_0
1108 Errors fixed. lampret 7882d 22h /or1k/tags/stable_0_2_0
1107 Updatded and improved formatting. lampret 7882d 22h /or1k/tags/stable_0_2_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.