OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 78

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.
joel 8748d 20h /or1k/tags/stable_0_2_0
55 Added 'dv' command for dumping memory as verilog model. lampret 8758d 08h /or1k/tags/stable_0_2_0
54 Regular maintenance. lampret 8758d 08h /or1k/tags/stable_0_2_0
53 Added setjmp/longjmp. lampret 8763d 08h /or1k/tags/stable_0_2_0
52 Comment character changed. lampret 8819d 03h /or1k/tags/stable_0_2_0
51 Exception detection changed a bit. lampret 8819d 03h /or1k/tags/stable_0_2_0
50 Added CURINSN macro. lampret 8819d 03h /or1k/tags/stable_0_2_0
49 Changed simulation mode to non-virtual (real). lampret 8819d 04h /or1k/tags/stable_0_2_0
48 Added CCR. lampret 8819d 04h /or1k/tags/stable_0_2_0
47 Added interrupt recognition and better memory dump. lampret 8819d 04h /or1k/tags/stable_0_2_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.