OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1110

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1090 Removed ic_invalidate lampret 7899d 04h /or1k/tags/stable_0_2_0_rc1
1089 Added dhrystone 2.1 benchmark lampret 7899d 04h /or1k/tags/stable_0_2_0_rc1
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7899d 04h /or1k/tags/stable_0_2_0_rc1
1087 Changed or32-rtems to or32-uclinux. lampret 7899d 04h /or1k/tags/stable_0_2_0_rc1
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7899d 05h /or1k/tags/stable_0_2_0_rc1
1085 Bug fixed. simons 7904d 08h /or1k/tags/stable_0_2_0_rc1
1083 SB mem width fixed. simons 7918d 16h /or1k/tags/stable_0_2_0_rc1
1082 channels integration rprescott 7919d 04h /or1k/tags/stable_0_2_0_rc1
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7926d 20h /or1k/tags/stable_0_2_0_rc1
1079 RAMs wrong connected to the BIST scan chain. mohor 7927d 13h /or1k/tags/stable_0_2_0_rc1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.