OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu] - Rev 1416

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8201d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8213d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
572 Some new bugs fixed. simons 8219d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8225d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8226d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
517 some performance optimizations markom 8229d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
500 Added .cvsignore files for annoying generated files erez 8231d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
456 Page size bug fixed. simons 8250d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
446 ITLBMR register bit fields set in order. simons 8251d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu
438 ITLB -> DTLB lapsus fixed. simons 8252d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.