OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [sim-config.h] - Rev 1308

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
648 fb now works in system memory markom 8191d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
647 some changes to fb to make it compatible with HW markom 8192d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
645 simple frame buffer peripheral with test added markom 8192d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
632 profiler and mprofiler merged into sim. ivang 8198d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
631 Real cache access is simulated now. simons 8199d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
629 typo fixed markom 8199d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
626 store buffer added markom 8199d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
624 Added logging of writes/read to/from SPR registers. ivang 8200d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8209d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8218d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim-config.h

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.