OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [sim.cfg] - Rev 689

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
486 Updated documentation in default sim.cfg erez 8236d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8237d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
434 isblank changed to isspace markom 8244d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
433 clkcycle parameter added to configuration markom 8244d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
428 cache configuration added markom 8245d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
427 memory_table status output; some bugs fixed in configuration loading markom 8245d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
425 immu and dmmu configurations added markom 8245d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8245d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
394 dependency joined with dependstats; history moved to sim section markom 8258d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
388 Added comments for cpu section. lampret 8259d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.