OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 557

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
537 memory cycles are calculated according to parameters from .cfg file markom 8252d 01h /or1k/tags/stable_0_2_0_rc2
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8252d 08h /or1k/tags/stable_0_2_0_rc2
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8252d 19h /or1k/tags/stable_0_2_0_rc2
534 Changed to work with new simulator. simons 8252d 21h /or1k/tags/stable_0_2_0_rc2
533 profiler updated; lot of comments; bug with missaligned return call resolving fixed markom 8253d 00h /or1k/tags/stable_0_2_0_rc2
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8253d 00h /or1k/tags/stable_0_2_0_rc2
531 UART 16550 used. simons 8253d 13h /or1k/tags/stable_0_2_0_rc2
530 THRI interrupt fixed. simons 8253d 13h /or1k/tags/stable_0_2_0_rc2
529 Bug in receiver fixed. simons 8253d 15h /or1k/tags/stable_0_2_0_rc2
528 Changed to support new simulator. simons 8253d 23h /or1k/tags/stable_0_2_0_rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.