OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [toplevel.c] - Rev 1537

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1368 Cleanup VGA peripheral useing the new callbacks nogj 7102d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1367 Cleanup uart peripheral useing the new callback mechanism nogj 7102d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1365 Pass a pointer as the user given argument in the schedular callback nogj 7102d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1364 Clean up the ata peripheral useing the new set of callbacks nogj 7102d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1360 Add dynamic hooks to sim_reset nogj 7102d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7102d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1353 Modularise simulator command parsing nogj 7112d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1352 Optimise execution history tracking nogj 7112d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7112d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7125d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.