OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [toplevel.c] - Rev 261

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Sim debug. lampret 8677d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
54 Regular maintenance. lampret 8728d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
46 Added srand(). lampret 8789d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 8805d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
28 Adding COFF loader. lampret 8820d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
21 More modifications related to or16. cmchen 8838d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
18 or16 added, or1k renamed to or32. lampret 8838d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.
jrydberg 8861d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8899d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8900d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.