OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [toplevel.c] - Rev 293

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8433d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8458d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
92 Tick timer. lampret 8504d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
86 Added dh command. lampret 8505d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
78 (i/d)tlb_status lampret 8658d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
69 Sim debug. lampret 8677d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
54 Regular maintenance. lampret 8728d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
46 Added srand(). lampret 8789d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 8805d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c
28 Adding COFF loader. lampret 8820d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/toplevel.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.