OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 234

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
214 Removed redundant "long long" checks erez 8348d 11h /or1k/tags/stable_0_2_0_rc2
213 Added test5 for DMA erez 8348d 12h /or1k/tags/stable_0_2_0_rc2
212 Added DMA erez 8348d 12h /or1k/tags/stable_0_2_0_rc2
211 Added check for "long long" erez 8348d 12h /or1k/tags/stable_0_2_0_rc2
210 Updated debug. More cleanup. Added MAC. lampret 8351d 18h /or1k/tags/stable_0_2_0_rc2
209 Update debug. lampret 8353d 23h /or1k/tags/stable_0_2_0_rc2
208 Initial checkin with working port to or1k chris 8355d 10h /or1k/tags/stable_0_2_0_rc2
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8355d 14h /or1k/tags/stable_0_2_0_rc2
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8355d 14h /or1k/tags/stable_0_2_0_rc2
205 Adding debug capabilities. Half done. lampret 8359d 17h /or1k/tags/stable_0_2_0_rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.