OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 620

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8210d 18h /or1k/tags/stable_0_2_0_rc2
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8210d 18h /or1k/tags/stable_0_2_0_rc2
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8211d 03h /or1k/tags/stable_0_2_0_rc2
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8211d 03h /or1k/tags/stable_0_2_0_rc2
596 SR[TEE] should be zero after reset. lampret 8211d 08h /or1k/tags/stable_0_2_0_rc2
595 Fixed 'the NPC single-step fix'. lampret 8212d 03h /or1k/tags/stable_0_2_0_rc2
594 removed temporary printf, which stayed in by accident markom 8212d 04h /or1k/tags/stable_0_2_0_rc2
593 ctrl-c handling fixed markom 8212d 04h /or1k/tags/stable_0_2_0_rc2
592 Added int_test. lampret 8212d 09h /or1k/tags/stable_0_2_0_rc2
591 Added support for reading XILINX_RAM32X1D register file. lampret 8212d 09h /or1k/tags/stable_0_2_0_rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.