OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 627

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
607 single step steps just one instruction ^c bug fixed markom 8208d 04h /or1k/tags/stable_0_2_0_rc2
606 raw register range bug fixed; acv_uart test passes markom 8209d 04h /or1k/tags/stable_0_2_0_rc2
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8209d 04h /or1k/tags/stable_0_2_0_rc2
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8209d 05h /or1k/tags/stable_0_2_0_rc2
603 fixed bfd markom 8209d 07h /or1k/tags/stable_0_2_0_rc2
602 Renamed targets. Switched off debug. lampret 8210d 05h /or1k/tags/stable_0_2_0_rc2
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8210d 17h /or1k/tags/stable_0_2_0_rc2
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8210d 17h /or1k/tags/stable_0_2_0_rc2
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8210d 17h /or1k/tags/stable_0_2_0_rc2
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8211d 02h /or1k/tags/stable_0_2_0_rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.