OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 664

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
643 Quick bug fix. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
640 Merge profiler and mprofiler with sim. ivang 8197d 12h /or1k/tags/stable_0_2_0_rc2
639 MMU cache inhibit bit test added. simons 8200d 03h /or1k/tags/stable_0_2_0_rc2
638 TLBTR CI bit is now working properly. simons 8200d 03h /or1k/tags/stable_0_2_0_rc2
637 Updated file names. lampret 8200d 04h /or1k/tags/stable_0_2_0_rc2
636 Fixed combinational loops. lampret 8200d 04h /or1k/tags/stable_0_2_0_rc2
635 Fixed Makefile bug. ivang 8200d 06h /or1k/tags/stable_0_2_0_rc2

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.