OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [mmu/] [dmmu.c] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8182d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8195d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
572 Some new bugs fixed. simons 8200d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8206d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8207d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
456 Page size bug fixed. simons 8231d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
438 ITLB -> DTLB lapsus fixed. simons 8233d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
430 dpfault and ipfault exceptions implemented markom 8234d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
429 cache configuration added markom 8234d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c
425 immu and dmmu configurations added markom 8234d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/mmu/dmmu.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.