OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [sim.cfg] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8026d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
730 tick section is now obsolete; update your .cfg files! markom 8143d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
725 Added some more configuration parameters. ivang 8144d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
724 Configuration of ethernet model socket interface and IRQ added. ivang 8144d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
702 Initial coding of ethernet simulator model finished. ivang 8151d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
689 profiling disabled in sample configuration markom 8158d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
675 register output added to sw executed log markom 8163d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
672 advanced exe_log functionality added markom 8163d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
664 very simple PS/2 keyboard model with associated test added markom 8166d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
648 fb now works in system memory markom 8172d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.