OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 189

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8401d 02h /or1k/tags/stable_0_2_0_rc3
168 Major clean-up. lampret 8404d 16h /or1k/tags/stable_0_2_0_rc3
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8405d 15h /or1k/tags/stable_0_2_0_rc3
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8423d 02h /or1k/tags/stable_0_2_0_rc3
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8423d 02h /or1k/tags/stable_0_2_0_rc3
164 *** empty log message *** lampret 8425d 04h /or1k/tags/stable_0_2_0_rc3
163 Forgot files.f file. lampret 8425d 05h /or1k/tags/stable_0_2_0_rc3
162 Benches (under development). lampret 8425d 05h /or1k/tags/stable_0_2_0_rc3
161 Development version of RTL. Libraries are missing. lampret 8425d 05h /or1k/tags/stable_0_2_0_rc3
160 simulation script lampret 8425d 05h /or1k/tags/stable_0_2_0_rc3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.