OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 208

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
188 fixed PIC interrupt controller chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
187 minor change to clear pending exception chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
186 major change to UART structure chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
185 major change to UART code chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
184 modified decode for trace debugging chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
183 changed special case for PICSR chris 8376d 14h /or1k/tags/stable_0_2_0_rc3
182 updated exception handling procedures chris 8376d 15h /or1k/tags/stable_0_2_0_rc3
181 Added trace/stall commands chris 8376d 15h /or1k/tags/stable_0_2_0_rc3
180 Updated debug. lampret 8376d 20h /or1k/tags/stable_0_2_0_rc3
179 Sim run script lampret 8396d 13h /or1k/tags/stable_0_2_0_rc3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.