OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 689

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
668 Lapsus fixed. simons 8187d 15h /or1k/tags/stable_0_2_0_rc3
667 Target or1k renamed to or32. simons 8188d 17h /or1k/tags/stable_0_2_0_rc3
666 Target or1k renamed to or32. simons 8188d 17h /or1k/tags/stable_0_2_0_rc3
665 Some changes needed for succesful compilation with gcc 3.1 simons 8188d 21h /or1k/tags/stable_0_2_0_rc3
664 very simple PS/2 keyboard model with associated test added markom 8189d 20h /or1k/tags/stable_0_2_0_rc3
663 No longer using async rst as sync reset for the counter. lampret 8190d 05h /or1k/tags/stable_0_2_0_rc3
662 GNU binutils merge. ivang 8190d 20h /or1k/tags/stable_0_2_0_rc3
661 Allow flash writes. Ugly workaround for something else... lampret 8191d 02h /or1k/tags/stable_0_2_0_rc3
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8191d 03h /or1k/tags/stable_0_2_0_rc3
659 Default configuration should still be with serial support. simons 8191d 19h /or1k/tags/stable_0_2_0_rc3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.