OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 814

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
792 Fixed port names that changed. lampret 8143d 22h /or1k/tags/stable_0_2_0_rc3
791 Fixed some ports in instnatiations that were removed from the modules lampret 8143d 22h /or1k/tags/stable_0_2_0_rc3
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8143d 22h /or1k/tags/stable_0_2_0_rc3
789 Added response from memory controller (addr 0x60000000) lampret 8143d 23h /or1k/tags/stable_0_2_0_rc3
788 Some of the warnings fixed. lampret 8144d 00h /or1k/tags/stable_0_2_0_rc3
787 Added romfs.tgz lampret 8144d 18h /or1k/tags/stable_0_2_0_rc3
786 Moved UCF constraint file to the backend directory. lampret 8144d 18h /or1k/tags/stable_0_2_0_rc3
785 Added XSV specific documentation. lampret 8144d 18h /or1k/tags/stable_0_2_0_rc3
784 Added soem missing files. lampret 8144d 18h /or1k/tags/stable_0_2_0_rc3
783 Added sim directory and sub files/dirs. lampret 8144d 18h /or1k/tags/stable_0_2_0_rc3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.