OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 95

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 Same as DMMU. lampret 8667d 03h /or1k/tags/stable_0_2_0_rc3
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8667d 03h /or1k/tags/stable_0_2_0_rc3
72 Added 'how to build GNU tools' lampret 8672d 04h /or1k/tags/stable_0_2_0_rc3
71 Clean two typos. lampret 8677d 06h /or1k/tags/stable_0_2_0_rc3
70 Basic setjmp/longjmp are ready. lampret 8677d 06h /or1k/tags/stable_0_2_0_rc3
69 Sim debug. lampret 8679d 03h /or1k/tags/stable_0_2_0_rc3
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8679d 03h /or1k/tags/stable_0_2_0_rc3
67 Added simulator "application load". lampret 8679d 04h /or1k/tags/stable_0_2_0_rc3
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8679d 04h /or1k/tags/stable_0_2_0_rc3
65 Added DMMU stats. lampret 8679d 04h /or1k/tags/stable_0_2_0_rc3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.