URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [toplevel.c] - Rev 397

Rev	Log message	Author	Age	Path
239	added enviroment configuration script parser	markom	8325d 22h	/or1k/tags/tn_m001/or1ksim/toplevel.c
234	When initializing memory, use set_mem8() instead of cur_area->writefunc()	erez	8326d 11h	/or1k/tags/tn_m001/or1ksim/toplevel.c
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8326d 20h	/or1k/tags/tn_m001/or1ksim/toplevel.c
212	Added DMA	erez	8346d 21h	/or1k/tags/tn_m001/or1ksim/toplevel.c
206	Several modifications to support gdb in a new exception style mode. This new version works with gdb, and does not require the simulator to implement a writeable PC.	chris	8353d 23h	/or1k/tags/tn_m001/or1ksim/toplevel.c
181	Added trace/stall commands	chris	8375d 01h	/or1k/tags/tn_m001/or1ksim/toplevel.c
174	Few changes that should be done previously: - machine.h replaced by spr_defs.h - if reset label does not exist, boot from 0x0100	markom	8395d 21h	/or1k/tags/tn_m001/or1ksim/toplevel.c
173	- profiler added, use e.g.: make profiler ./sim -profile -fast executable ./profiler -g [-c] (no special compiling options necessary)	markom	8398d 01h	/or1k/tags/tn_m001/or1ksim/toplevel.c
167	- SPR values corrected - testbenches now work - lot of optimizations, use --disable-debugmod for optimal performance - some tick timer bugs fixed	markom	8403d 17h	/or1k/tags/tn_m001/or1ksim/toplevel.c
139	Modifications for functional gdb	chris	8447d 19h	/or1k/tags/tn_m001/or1ksim/toplevel.c